Partial error tolerance for bit-plane FIR filter architecture

Whereas some applications require correct computation many others do not. A large domain where perfect functional performance is not always required is multimedia and DSP systems. Relaxing the requirement of 100% correctness for devices and interconnections may dramatically reduce costs of manufactu...

Full description

Saved in:
Bibliographic Details
Published in:International journal of electronics and communications 2009-06, Vol.63 (5), p.398-405
Main Authors: Ćirić, Vladimir, Kolokotronis, Jelena, Milentijević, Ivan
Format: Article
Language:English
Subjects:
Error tolerance
Fault tolerance
FIR filtering
Systolic arrays
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Whereas some applications require correct computation many others do not. A large domain where perfect functional performance is not always required is multimedia and DSP systems. Relaxing the requirement of 100% correctness for devices and interconnections may dramatically reduce costs of manufacturing, verification, and testing. The goal of this paper is to develop a method for trading computational correctness for an additional chip area involved by fault-tolerance implementation. The method is demonstrated for the BP array in the following way: only the most significant bits of the output word are made fault-tolerant. By introducing the concept of partially error-tolerant BP array, designers achieve one more degree of tradeoff freedom. Formal definitions of the proposed terms are given. A mathematical path based on transitive closure that generates an error significance map for the BP array is proposed. The design tradeoff is demonstrated through FPGA implementation. The achieved area savings are presented as a function of a number of most significant fault-tolerant bits.
ISSN:1434-8411
1618-0399
DOI:10.1016/j.aeue.2008.02.015