A CMOS HDSL2 analog front-end

A 5-V 0.5-/spl mu/m CMOS analog front-end (AFE) IC for HDSL2 incorporates transmit digital-to-analog converter (DAC), transmit filters, output buffer, receive AGC, and receive ADC. The AFE consumes 525 mW and provides better than 82-dB signal-to-noise-and-distortion ratio (SNDR) in both transmit and...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2000-12, Vol.35 (12), p.1964-1975
Main Authors: Gattani, A., Cline, D.W., Hurst, P.J., Mosinskis, P.M.
Format: Article
Language:English
Subjects:
Analog integrated circuits
Analog to digital converters
ANSI standards
Buffers
Circuits
CMOS
CMOS analog integrated circuits
Consumption
Crosstalk
Digital filters
Digital to analog converters
DSL
Matched filters
North America
Pulse modulation
Robustness
Signal to noise ratio
Wire
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 5-V 0.5-/spl mu/m CMOS analog front-end (AFE) IC for HDSL2 incorporates transmit digital-to-analog converter (DAC), transmit filters, output buffer, receive AGC, and receive ADC. The AFE consumes 525 mW and provides better than 82-dB signal-to-noise-and-distortion ratio (SNDR) in both transmit and receive paths. It supports variable data rates from 64 kb/s up to 2.32 Mb/s, and enables an HDSL2 system to achieve better than 14 kft of noise-free reach (on 26-gauge wire) at 1.544 Mb/s.
ISSN:0018-9200
1558-173X
DOI:10.1109/4.890311