A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter

In this paper, a 10-bit 1-GSample/s current-steering CMOS digital-to-analog (D/A) converter is presented. The measured integral nonlinearity is better than /spl plusmn/0.2 LSB and the measured differential nonlinearity lies between -0.08 and 0.14 LSB proving the 10-bit accuracy. The 1-GSample/s conv...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2001-03, Vol.36 (3), p.315-324
Main Authors: van den Bosch, A., Borremans, M.A.F., Steyaert, M.S.J., Sansen, W.
Format: Article
Language:English
Subjects:
Circuit design
Circuit synthesis
Circuits
Clocks
CMOS
CMOS process
CMOS technology
Converters
Direct current
Dynamic range
Energy consumption
Integrated circuit interconnections
Iterative decoding
Noise levels
Nonlinearity
Semiconductor device measurement
Synchronism
Synchronization
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a 10-bit 1-GSample/s current-steering CMOS digital-to-analog (D/A) converter is presented. The measured integral nonlinearity is better than /spl plusmn/0.2 LSB and the measured differential nonlinearity lies between -0.08 and 0.14 LSB proving the 10-bit accuracy. The 1-GSample/s conversion rate has been obtained by an, at transistor level, fully custom-designed thermometer decoder and synchronization circuit. The layout has been carefully optimized. The parasitic interconnect loads have been estimated and have been iterated in the circuit design. A spurious-free dynamic range (SFDR) of more than 61 dB has been measured in the interval from dc to Nyquist. The power consumption equals 110 mW for a near-Nyquist sinusoidal output signal at a 1-GHz clock. The chip has been processed in a standard 0.35-/spl mu/m CMOS technology and has an active area of only 0.35 mm/sup 2/.
ISSN:0018-9200
1558-173X
DOI:10.1109/4.910469