Coordinate Rotation Based Low Complexity N-D FastICA Algorithm and Architecture

This paper proposes a low complexity n -dimensional ( nD ) FastICA algorithm and architecture by introducing the concept of coordinate rotation where n ≥ 2. The proposed algorithm can merge the two key steps of conventional FastICA-preprocessing and update and is therefore capable of reducing the ha...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on signal processing 2011-08, Vol.59 (8), p.3997-4011
Main Authors: Acharyya, A., Maharatna, K., Al-Hashimi, B. M., Reeve, J.
Format: Article
Language:English
Subjects:
Algorithm design and analysis
Algorithms
Applied sciences
Architecture
Blind source separation
Complexity
Complexity theory
Computer architecture
CORDIC
Detection, estimation, filtering, equalization, prediction
Estimation
Exact sciences and technology
FastICA
Formulations
Hardness
Hardware
independent component analysis
Information, signal and communications theory
low complexity algorithm and architecture
Recursive
Signal and communications theory
Signal processing
Signal processing algorithms
Signal, noise
Telecommunications and information theory
Three dimensional displays
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes a low complexity n -dimensional ( nD ) FastICA algorithm and architecture by introducing the concept of coordinate rotation where n ≥ 2. The proposed algorithm can merge the two key steps of conventional FastICA-preprocessing and update and is therefore capable of reducing the hardware complexity of the conventional FastICA significantly as demonstrated in this paper. Hardware implementation can further be simplified due to the recursive nature of the proposed algorithm where the same 2 D hardware module can be used as the fundamental core to implement nD architecture. Together with the algorithm formulation, its functionality is also validated and hardware complexity is analyzed and compared with the conventional nD FastICA.
ISSN:1053-587X
1941-0476
DOI:10.1109/TSP.2011.2150219