Loading…
Metal nano-floating gate memory devices fabricated at low temperature
In this communication, we report on the realization of low-temperature processed Electrically Erasable Programmable Read-Only Memory (EEPROM) like device with embedded gold nanoparticles. The realization is based on the fabrication of a V-groove SiGe Metal Oxide Semiconductor Field Effect Transistor...
Saved in:
Published in: | Microelectronic engineering 2006-04, Vol.83 (4), p.1563-1566 |
---|---|
Main Authors: | , , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | cdi_FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363 |
---|---|
cites | cdi_FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363 |
container_end_page | 1566 |
container_issue | 4 |
container_start_page | 1563 |
container_title | Microelectronic engineering |
container_volume | 83 |
creator | Koliopoulou, S. Dimitrakis, P. Goustouridis, D. Normand, P. Pearson, C. Petty, M.C. Radamson, H. Tsoukalas, D. |
description | In this communication, we report on the realization of low-temperature processed Electrically Erasable Programmable Read-Only Memory (EEPROM) like device with embedded gold nanoparticles. The realization is based on the fabrication of a
V-groove SiGe Metal Oxide Semiconductor Field Effect Transistor (MOSFET), the functionalization of a gate oxide followed by self-assembly of gold nanoparticles and finally, the deposition of an organic insulator by Langmuir–Blodgett (LB) technique. Such structures were processed at a temperature lower than 400
°C. The electrical characteristics of the final hybrid Metal Insulator Semiconductor FET (MISFET) memory cells were evaluated in terms of memory window and program/erase voltage pulses. A model describing the memory characteristics, based on the electronic properties of the gate stack materials, is presented. |
doi_str_mv | 10.1016/j.mee.2006.01.235 |
format | article |
fullrecord | <record><control><sourceid>proquest_swepu</sourceid><recordid>TN_cdi_swepub_primary_oai_DiVA_org_kth_41601</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0167931706001365</els_id><sourcerecordid>29403184</sourcerecordid><originalsourceid>FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363</originalsourceid><addsrcrecordid>eNp9kMtOIzEQRS00SGQCH8CuN7Cabvzsh1ghhpcEYgNsLbddDg7d7WA7oPz9OApidqxKVp26VT4IHRNcEUzqs2U1AlQU47rCpKJM7KEZaRtWClG3v9AsM03ZMdIcoN8xLnF-c9zO0NUDJDUUk5p8aQevkpsWxUIlKEYYfdgUBj6chlhY1Qenc8MUKhWD_ywSjCsIKq0DHKJ9q4YIR191jp6vr54ub8v7x5u7y4v7UrNOpNKQtsakF50GwY01GozuLev63tS0FgJTzCjrqWW867VoaGM5aM4o57U1rGZz9GeXGz9hte7lKrhRhY30ysm_7uVC-rCQb-lVcpIXZfx0h6-Cf19DTHJ0UcMwqAn8OkraccxIyzNIdqAOPsYA9juZYLn1K5cy-5VbvxITmf3mmZOvcBW1GmxQk3bx_2DTNEy02yPOdxxkMR8OgozawZT_7gLoJI13P2z5BzFLkEg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>29403184</pqid></control><display><type>article</type><title>Metal nano-floating gate memory devices fabricated at low temperature</title><source>Elsevier</source><creator>Koliopoulou, S. ; Dimitrakis, P. ; Goustouridis, D. ; Normand, P. ; Pearson, C. ; Petty, M.C. ; Radamson, H. ; Tsoukalas, D.</creator><creatorcontrib>Koliopoulou, S. ; Dimitrakis, P. ; Goustouridis, D. ; Normand, P. ; Pearson, C. ; Petty, M.C. ; Radamson, H. ; Tsoukalas, D.</creatorcontrib><description>In this communication, we report on the realization of low-temperature processed Electrically Erasable Programmable Read-Only Memory (EEPROM) like device with embedded gold nanoparticles. The realization is based on the fabrication of a
V-groove SiGe Metal Oxide Semiconductor Field Effect Transistor (MOSFET), the functionalization of a gate oxide followed by self-assembly of gold nanoparticles and finally, the deposition of an organic insulator by Langmuir–Blodgett (LB) technique. Such structures were processed at a temperature lower than 400
°C. The electrical characteristics of the final hybrid Metal Insulator Semiconductor FET (MISFET) memory cells were evaluated in terms of memory window and program/erase voltage pulses. A model describing the memory characteristics, based on the electronic properties of the gate stack materials, is presented.</description><identifier>ISSN: 0167-9317</identifier><identifier>ISSN: 1873-5568</identifier><identifier>EISSN: 1873-5568</identifier><identifier>DOI: 10.1016/j.mee.2006.01.235</identifier><identifier>CODEN: MIENEF</identifier><language>eng</language><publisher>Amsterdam: Elsevier B.V</publisher><subject>Applied sciences ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Hybrid electronics ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Langmuir-Blodgett deposition ; Magnetic and optical mass memories ; Memory ; Nanoparticles ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; SiGe ; Storage and reproduction of information ; Transistors ; Wafer bonding</subject><ispartof>Microelectronic engineering, 2006-04, Vol.83 (4), p.1563-1566</ispartof><rights>2006 Elsevier B.V.</rights><rights>2006 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363</citedby><cites>FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,309,310,314,780,784,789,790,885,23930,23931,25140,27924,27925</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17773581$$DView record in Pascal Francis$$Hfree_for_read</backlink><backlink>$$Uhttps://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-41601$$DView record from Swedish Publication Index$$Hfree_for_read</backlink></links><search><creatorcontrib>Koliopoulou, S.</creatorcontrib><creatorcontrib>Dimitrakis, P.</creatorcontrib><creatorcontrib>Goustouridis, D.</creatorcontrib><creatorcontrib>Normand, P.</creatorcontrib><creatorcontrib>Pearson, C.</creatorcontrib><creatorcontrib>Petty, M.C.</creatorcontrib><creatorcontrib>Radamson, H.</creatorcontrib><creatorcontrib>Tsoukalas, D.</creatorcontrib><title>Metal nano-floating gate memory devices fabricated at low temperature</title><title>Microelectronic engineering</title><description>In this communication, we report on the realization of low-temperature processed Electrically Erasable Programmable Read-Only Memory (EEPROM) like device with embedded gold nanoparticles. The realization is based on the fabrication of a
V-groove SiGe Metal Oxide Semiconductor Field Effect Transistor (MOSFET), the functionalization of a gate oxide followed by self-assembly of gold nanoparticles and finally, the deposition of an organic insulator by Langmuir–Blodgett (LB) technique. Such structures were processed at a temperature lower than 400
°C. The electrical characteristics of the final hybrid Metal Insulator Semiconductor FET (MISFET) memory cells were evaluated in terms of memory window and program/erase voltage pulses. A model describing the memory characteristics, based on the electronic properties of the gate stack materials, is presented.</description><subject>Applied sciences</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hybrid electronics</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Langmuir-Blodgett deposition</subject><subject>Magnetic and optical mass memories</subject><subject>Memory</subject><subject>Nanoparticles</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>SiGe</subject><subject>Storage and reproduction of information</subject><subject>Transistors</subject><subject>Wafer bonding</subject><issn>0167-9317</issn><issn>1873-5568</issn><issn>1873-5568</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2006</creationdate><recordtype>article</recordtype><recordid>eNp9kMtOIzEQRS00SGQCH8CuN7Cabvzsh1ghhpcEYgNsLbddDg7d7WA7oPz9OApidqxKVp26VT4IHRNcEUzqs2U1AlQU47rCpKJM7KEZaRtWClG3v9AsM03ZMdIcoN8xLnF-c9zO0NUDJDUUk5p8aQevkpsWxUIlKEYYfdgUBj6chlhY1Qenc8MUKhWD_ywSjCsIKq0DHKJ9q4YIR191jp6vr54ub8v7x5u7y4v7UrNOpNKQtsakF50GwY01GozuLev63tS0FgJTzCjrqWW867VoaGM5aM4o57U1rGZz9GeXGz9hte7lKrhRhY30ysm_7uVC-rCQb-lVcpIXZfx0h6-Cf19DTHJ0UcMwqAn8OkraccxIyzNIdqAOPsYA9juZYLn1K5cy-5VbvxITmf3mmZOvcBW1GmxQk3bx_2DTNEy02yPOdxxkMR8OgozawZT_7gLoJI13P2z5BzFLkEg</recordid><startdate>20060401</startdate><enddate>20060401</enddate><creator>Koliopoulou, S.</creator><creator>Dimitrakis, P.</creator><creator>Goustouridis, D.</creator><creator>Normand, P.</creator><creator>Pearson, C.</creator><creator>Petty, M.C.</creator><creator>Radamson, H.</creator><creator>Tsoukalas, D.</creator><general>Elsevier B.V</general><general>Elsevier Science</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>ADTPV</scope><scope>AOWAS</scope><scope>D8V</scope></search><sort><creationdate>20060401</creationdate><title>Metal nano-floating gate memory devices fabricated at low temperature</title><author>Koliopoulou, S. ; Dimitrakis, P. ; Goustouridis, D. ; Normand, P. ; Pearson, C. ; Petty, M.C. ; Radamson, H. ; Tsoukalas, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Applied sciences</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hybrid electronics</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Langmuir-Blodgett deposition</topic><topic>Magnetic and optical mass memories</topic><topic>Memory</topic><topic>Nanoparticles</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>SiGe</topic><topic>Storage and reproduction of information</topic><topic>Transistors</topic><topic>Wafer bonding</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Koliopoulou, S.</creatorcontrib><creatorcontrib>Dimitrakis, P.</creatorcontrib><creatorcontrib>Goustouridis, D.</creatorcontrib><creatorcontrib>Normand, P.</creatorcontrib><creatorcontrib>Pearson, C.</creatorcontrib><creatorcontrib>Petty, M.C.</creatorcontrib><creatorcontrib>Radamson, H.</creatorcontrib><creatorcontrib>Tsoukalas, D.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>SwePub</collection><collection>SwePub Articles</collection><collection>SWEPUB Kungliga Tekniska Högskolan</collection><jtitle>Microelectronic engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Koliopoulou, S.</au><au>Dimitrakis, P.</au><au>Goustouridis, D.</au><au>Normand, P.</au><au>Pearson, C.</au><au>Petty, M.C.</au><au>Radamson, H.</au><au>Tsoukalas, D.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Metal nano-floating gate memory devices fabricated at low temperature</atitle><jtitle>Microelectronic engineering</jtitle><date>2006-04-01</date><risdate>2006</risdate><volume>83</volume><issue>4</issue><spage>1563</spage><epage>1566</epage><pages>1563-1566</pages><issn>0167-9317</issn><issn>1873-5568</issn><eissn>1873-5568</eissn><coden>MIENEF</coden><abstract>In this communication, we report on the realization of low-temperature processed Electrically Erasable Programmable Read-Only Memory (EEPROM) like device with embedded gold nanoparticles. The realization is based on the fabrication of a
V-groove SiGe Metal Oxide Semiconductor Field Effect Transistor (MOSFET), the functionalization of a gate oxide followed by self-assembly of gold nanoparticles and finally, the deposition of an organic insulator by Langmuir–Blodgett (LB) technique. Such structures were processed at a temperature lower than 400
°C. The electrical characteristics of the final hybrid Metal Insulator Semiconductor FET (MISFET) memory cells were evaluated in terms of memory window and program/erase voltage pulses. A model describing the memory characteristics, based on the electronic properties of the gate stack materials, is presented.</abstract><cop>Amsterdam</cop><pub>Elsevier B.V</pub><doi>10.1016/j.mee.2006.01.235</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0167-9317 |
ispartof | Microelectronic engineering, 2006-04, Vol.83 (4), p.1563-1566 |
issn | 0167-9317 1873-5568 1873-5568 |
language | eng |
recordid | cdi_swepub_primary_oai_DiVA_org_kth_41601 |
source | Elsevier |
subjects | Applied sciences Design. Technologies. Operation analysis. Testing Electronics Exact sciences and technology Hybrid electronics Integrated circuits Integrated circuits by function (including memories and processors) Langmuir-Blodgett deposition Magnetic and optical mass memories Memory Nanoparticles Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices SiGe Storage and reproduction of information Transistors Wafer bonding |
title | Metal nano-floating gate memory devices fabricated at low temperature |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T16%3A50%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_swepu&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Metal%20nano-floating%20gate%20memory%20devices%20fabricated%20at%20low%20temperature&rft.jtitle=Microelectronic%20engineering&rft.au=Koliopoulou,%20S.&rft.date=2006-04-01&rft.volume=83&rft.issue=4&rft.spage=1563&rft.epage=1566&rft.pages=1563-1566&rft.issn=0167-9317&rft.eissn=1873-5568&rft.coden=MIENEF&rft_id=info:doi/10.1016/j.mee.2006.01.235&rft_dat=%3Cproquest_swepu%3E29403184%3C/proquest_swepu%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c395t-d18601b59ce54dfdcedcbf39bbd62655020323b2f349bc5727f4ec432446fd363%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=29403184&rft_id=info:pmid/&rfr_iscdi=true |