A reconfigurable FFT architecture for variable-length and multi-streaming OFDM standards

This paper presents a reconfigurable FFT architecture for variable-length and multi-streaming WiMax wireless standard. The architecture processes 1 stream of 2048-point FFT, up to 2 streams of 1024-point FFT or up to 4 streams of 512-point FFT. The architecture consists of a modified radix-2 single...

Full description

Saved in:
Bibliographic Details
Main Authors: Boopal, Padma Prasad, Garrido, Mario, Gustafsson, Oscar
Format: Conference Proceeding
Language:English
Subjects:
Clocks
Computer architecture
Decimation in Time (DIT)
Fast Fourier Transform (FFT)
Multi-streaming
OFDM
Pipelined Architecture
Power demand
Radix-2
Single Delay Feedback (SDF)
TECHNOLOGY
TEKNIKVETENSKAP
Variable-length
WiMAX
Worldwide Interoperability for Microwave Access (WiMax)
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a reconfigurable FFT architecture for variable-length and multi-streaming WiMax wireless standard. The architecture processes 1 stream of 2048-point FFT, up to 2 streams of 1024-point FFT or up to 4 streams of 512-point FFT. The architecture consists of a modified radix-2 single delay feedback (SDF) FFT. The sampling frequency of the system is varied in accordance with the FFT length. The latch-free clock gating technique is used to reduce power consumption. The proposed architecture has been synthesized for the Virtex-6 XCVLX760 FPGA. Experimental results show that the architecture achieves the throughput that is required by the WiMax standard and the design has additional features compared to the previous approaches. The design uses 1% of the total available FPGA resources and maximum clock frequency of 313.67 MHz is achieved. Furthermore, this architecture can be expanded to suit other wireless standards.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2013.6572279