Implementation of static DSP algorithms using multiplexed PEs

An efficient and flexible ASIC implementation method suited for static DSP algorithms is presented. It is aimed at low power implementations with moderate speed requirements. The method allows for the processing elements to be multiplexed in order to reduce the amount of resources required. A method...

Full description

Saved in:
Bibliographic Details
Main Authors: Palmkvist, K., Vesterbacka, M., Wanhammar, L.
Format: Conference Proceeding
Language:English
Subjects:
Application specific integrated circuits
Arithmetic
Band pass filters
Delay
Digital signal processing
digital signal processing chips
Electrical engineering, electronics and photonics
Electronics
Elektronik
Elektroteknik, elektronik och fotonik
Energy consumption
multiplexing
Processor scheduling
Scheduling algorithm
Signal processing algorithms
TECHNOLOGY
TEKNIKVETENSKAP
Throughput
wave digital filters
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An efficient and flexible ASIC implementation method suited for static DSP algorithms is presented. It is aimed at low power implementations with moderate speed requirements. The method allows for the processing elements to be multiplexed in order to reduce the amount of resources required. A method to find a minimal number of resources and a corresponding architecture from the cyclic scheduling formulation is described. An implementation of a wave digital bandpass filter is used as an example. The low power consumption and high resource utilization is obtained by using the cyclic scheduling formulation that leads to a maximally fast implementation. The excess speed can be converted to low power consumption by reducing the power supply voltage.
DOI:10.1109/ICECS.1996.584490