Loading…

Efficient Embedding of Deterministic Test Data

Systems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. Preferably, the same test set is utilized both at m...

Full description

Saved in:
Bibliographic Details
Main Authors: Majeed, M, Ahlström, Daniel, Ingelsson, U, Carlsson, G, Larsson, E
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 162
container_issue
container_start_page 159
container_title
container_volume
creator Majeed, M
Ahlström, Daniel
Ingelsson, U
Carlsson, G
Larsson, E
description Systems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. Preferably, the same test set is utilized both at manufacturing test and in-field test. While deterministic test patterns provide high fault coverage, storing complete test vectors leads to huge memory requirements and inflexibility in applying tests. In an IEEE 1149.1 (Boundary scan) environment, this paper presents an approach to efficiently embed deterministic test patterns in the system by taking structural information of the system into account. Instead of storing complete test vectors, the approach stores only commands and component-specific test sets per each unique component. Given a command, test vectors are created by a test controller during test application. The approach is validated on hardware and experiments on ITC'02 benchmarks and industrial circuits show that the memory requirement for storing the test data for a system is highly related to the number of unique components.
doi_str_mv 10.1109/ATS.2010.36
format conference_proceeding
fullrecord <record><control><sourceid>swepub_6IE</sourceid><recordid>TN_cdi_swepub_primary_oai_DiVA_org_liu_59596</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5692240</ieee_id><sourcerecordid>oai_DiVA_org_liu_59596</sourcerecordid><originalsourceid>FETCH-LOGICAL-i249t-77ea95864860d730a7afda638ad503bcb5dc2c09c452f32cfa4650dbaf5bfd773</originalsourceid><addsrcrecordid>eNo9jklLw1AAhB8uYKw9efSSH2Di25djaOICBQ9Gr4-3lidNUpIU8d83UHEuw8DHzABwj2CJEFRPVftRYrgkwi9AhokQBSOSX4JbRDGlUlKkrkCGoESFEITdgPU0fcNFDAsqRAbKJsbkUujnvOls8D71u3yIeR3mMHapT9OcXN6Gac5rM5s7cB3NfgrrP1-Bz-em3bwW2_eXt021LRKmal62glFMcio59IJAI0z0hhNpPIPEOsu8ww4qRxmOBLtoKGfQWxOZjX55ugKP597pJxyOVh_G1JnxVw8m6Tp9VXoYd3qfjpoppviCP5zxFEL4hxlXGFNIToutU44</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Efficient Embedding of Deterministic Test Data</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Majeed, M ; Ahlström, Daniel ; Ingelsson, U ; Carlsson, G ; Larsson, E</creator><creatorcontrib>Majeed, M ; Ahlström, Daniel ; Ingelsson, U ; Carlsson, G ; Larsson, E</creatorcontrib><description>Systems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. Preferably, the same test set is utilized both at manufacturing test and in-field test. While deterministic test patterns provide high fault coverage, storing complete test vectors leads to huge memory requirements and inflexibility in applying tests. In an IEEE 1149.1 (Boundary scan) environment, this paper presents an approach to efficiently embed deterministic test patterns in the system by taking structural information of the system into account. Instead of storing complete test vectors, the approach stores only commands and component-specific test sets per each unique component. Given a command, test vectors are created by a test controller during test application. The approach is validated on hardware and experiments on ITC'02 benchmarks and industrial circuits show that the memory requirement for storing the test data for a system is highly related to the number of unique components.</description><identifier>ISSN: 1081-7735</identifier><identifier>ISBN: 1424488419</identifier><identifier>ISBN: 9781424488414</identifier><identifier>ISBN: 9780769542485</identifier><identifier>ISBN: 0769542484</identifier><identifier>EISSN: 2377-5386</identifier><identifier>DOI: 10.1109/ATS.2010.36</identifier><language>eng</language><publisher>IEEE</publisher><subject>Benchmark testing ; Embedded boundary scan test ; In-field test ; Manufacturing ; Memory management ; Multiple identical cores ; System test ; System-on-a-chip ; TECHNOLOGY ; TEKNIKVETENSKAP ; Test controller ; Test data compression</subject><ispartof>19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010., 2010, p.159-162</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5692240$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>230,309,310,780,784,789,790,885,2058,4050,4051,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5692240$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-59596$$DView record from Swedish Publication Index$$Hfree_for_read</backlink></links><search><creatorcontrib>Majeed, M</creatorcontrib><creatorcontrib>Ahlström, Daniel</creatorcontrib><creatorcontrib>Ingelsson, U</creatorcontrib><creatorcontrib>Carlsson, G</creatorcontrib><creatorcontrib>Larsson, E</creatorcontrib><title>Efficient Embedding of Deterministic Test Data</title><title>19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010.</title><addtitle>ats</addtitle><description>Systems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. Preferably, the same test set is utilized both at manufacturing test and in-field test. While deterministic test patterns provide high fault coverage, storing complete test vectors leads to huge memory requirements and inflexibility in applying tests. In an IEEE 1149.1 (Boundary scan) environment, this paper presents an approach to efficiently embed deterministic test patterns in the system by taking structural information of the system into account. Instead of storing complete test vectors, the approach stores only commands and component-specific test sets per each unique component. Given a command, test vectors are created by a test controller during test application. The approach is validated on hardware and experiments on ITC'02 benchmarks and industrial circuits show that the memory requirement for storing the test data for a system is highly related to the number of unique components.</description><subject>Benchmark testing</subject><subject>Embedded boundary scan test</subject><subject>In-field test</subject><subject>Manufacturing</subject><subject>Memory management</subject><subject>Multiple identical cores</subject><subject>System test</subject><subject>System-on-a-chip</subject><subject>TECHNOLOGY</subject><subject>TEKNIKVETENSKAP</subject><subject>Test controller</subject><subject>Test data compression</subject><issn>1081-7735</issn><issn>2377-5386</issn><isbn>1424488419</isbn><isbn>9781424488414</isbn><isbn>9780769542485</isbn><isbn>0769542484</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9jklLw1AAhB8uYKw9efSSH2Di25djaOICBQ9Gr4-3lidNUpIU8d83UHEuw8DHzABwj2CJEFRPVftRYrgkwi9AhokQBSOSX4JbRDGlUlKkrkCGoESFEITdgPU0fcNFDAsqRAbKJsbkUujnvOls8D71u3yIeR3mMHapT9OcXN6Gac5rM5s7cB3NfgrrP1-Bz-em3bwW2_eXt021LRKmal62glFMcio59IJAI0z0hhNpPIPEOsu8ww4qRxmOBLtoKGfQWxOZjX55ugKP597pJxyOVh_G1JnxVw8m6Tp9VXoYd3qfjpoppviCP5zxFEL4hxlXGFNIToutU44</recordid><startdate>201012</startdate><enddate>201012</enddate><creator>Majeed, M</creator><creator>Ahlström, Daniel</creator><creator>Ingelsson, U</creator><creator>Carlsson, G</creator><creator>Larsson, E</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>ADTPV</scope><scope>BNKNJ</scope><scope>DG8</scope></search><sort><creationdate>201012</creationdate><title>Efficient Embedding of Deterministic Test Data</title><author>Majeed, M ; Ahlström, Daniel ; Ingelsson, U ; Carlsson, G ; Larsson, E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i249t-77ea95864860d730a7afda638ad503bcb5dc2c09c452f32cfa4650dbaf5bfd773</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Benchmark testing</topic><topic>Embedded boundary scan test</topic><topic>In-field test</topic><topic>Manufacturing</topic><topic>Memory management</topic><topic>Multiple identical cores</topic><topic>System test</topic><topic>System-on-a-chip</topic><topic>TECHNOLOGY</topic><topic>TEKNIKVETENSKAP</topic><topic>Test controller</topic><topic>Test data compression</topic><toplevel>online_resources</toplevel><creatorcontrib>Majeed, M</creatorcontrib><creatorcontrib>Ahlström, Daniel</creatorcontrib><creatorcontrib>Ingelsson, U</creatorcontrib><creatorcontrib>Carlsson, G</creatorcontrib><creatorcontrib>Larsson, E</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>SwePub</collection><collection>SwePub Conference</collection><collection>SWEPUB Linköpings universitet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Majeed, M</au><au>Ahlström, Daniel</au><au>Ingelsson, U</au><au>Carlsson, G</au><au>Larsson, E</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Efficient Embedding of Deterministic Test Data</atitle><btitle>19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010.</btitle><stitle>ats</stitle><date>2010-12</date><risdate>2010</risdate><spage>159</spage><epage>162</epage><pages>159-162</pages><issn>1081-7735</issn><eissn>2377-5386</eissn><isbn>1424488419</isbn><isbn>9781424488414</isbn><isbn>9780769542485</isbn><isbn>0769542484</isbn><abstract>Systems with many integrated circuits (ICs), often of the same type, are increasingly common to meet the constant performance demand. However, systems in recent semiconductor technologies require not only manufacturing test, but also in-field test. Preferably, the same test set is utilized both at manufacturing test and in-field test. While deterministic test patterns provide high fault coverage, storing complete test vectors leads to huge memory requirements and inflexibility in applying tests. In an IEEE 1149.1 (Boundary scan) environment, this paper presents an approach to efficiently embed deterministic test patterns in the system by taking structural information of the system into account. Instead of storing complete test vectors, the approach stores only commands and component-specific test sets per each unique component. Given a command, test vectors are created by a test controller during test application. The approach is validated on hardware and experiments on ITC'02 benchmarks and industrial circuits show that the memory requirement for storing the test data for a system is highly related to the number of unique components.</abstract><pub>IEEE</pub><doi>10.1109/ATS.2010.36</doi><tpages>4</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1081-7735
ispartof 19th IEEE Asian Test Symposium (ATS10), Shanghai, China, December 1-4, 2010., 2010, p.159-162
issn 1081-7735
2377-5386
language eng
recordid cdi_swepub_primary_oai_DiVA_org_liu_59596
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Benchmark testing
Embedded boundary scan test
In-field test
Manufacturing
Memory management
Multiple identical cores
System test
System-on-a-chip
TECHNOLOGY
TEKNIKVETENSKAP
Test controller
Test data compression
title Efficient Embedding of Deterministic Test Data
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T23%3A44%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-swepub_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Efficient%20Embedding%20of%20Deterministic%20Test%20Data&rft.btitle=19th%20IEEE%20Asian%20Test%20Symposium%20(ATS10),%20Shanghai,%20China,%20December%201-4,%202010.&rft.au=Majeed,%20M&rft.date=2010-12&rft.spage=159&rft.epage=162&rft.pages=159-162&rft.issn=1081-7735&rft.eissn=2377-5386&rft.isbn=1424488419&rft.isbn_list=9781424488414&rft.isbn_list=9780769542485&rft.isbn_list=0769542484&rft_id=info:doi/10.1109/ATS.2010.36&rft_dat=%3Cswepub_6IE%3Eoai_DiVA_org_liu_59596%3C/swepub_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i249t-77ea95864860d730a7afda638ad503bcb5dc2c09c452f32cfa4650dbaf5bfd773%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5692240&rfr_iscdi=true