Loading…

Digital prototype of LLRF system for SSRF

This paper describes a field programming gate array (FPGA) based low level radio frequency (LLRF) prototype for the SSRF storage ring RF system: This prototype includes the local oscillator (LO), analog front end, digital front end, RF out, clock distributing, digital signal processing and communica...

Full description

Saved in:
Bibliographic Details
Published in:Chinese physics C 2008-09, Vol.32 (9), p.758-760
Main Author: 赵玉彬 尹成科 张同宣 付泽川 赵振堂 戴志敏 刘建飞 王芳
Format: Article
Language:English
Subjects:
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes a field programming gate array (FPGA) based low level radio frequency (LLRF) prototype for the SSRF storage ring RF system: This prototype includes the local oscillator (LO), analog front end, digital front end, RF out, clock distributing, digital signal processing and communication functions. All feedback algorithms are performed in FPGA. The long term of the test prototype with high power shows that the variations of the RF amplitude and the phase in the accelerating cavity are less than 1% and 1° respectively, and the variation of the cavity resonance frequency is controlled within 4-10 Hz.
ISSN:1674-1137
0254-3052
2058-6132
DOI:10.1088/1674-1137/32/9/015