State‐of‐the‐Art 3DES Pipelined Cryptographic Engine Design Against Side‐Channel Attacks

• Published in: International journal of circuit theory and applications 2024-10
• Main Authors: Shi, Kai, Wang, Chunyang, Cheng, Jiafeng, Liu, Wenrui, Sun, Nengyuan, Zhao, Hongyang, Sha, Heng, Pan, Zhiyuan, Jin, Ming, Wang, Jinghe, Niu, Zhaoyi, Li, Jianghong, Wang, Jiaqi, Xue, Aobo, Wen, Yiming, Ning, Yafei, Kose, Selcuk, Yu, Weize
• Format: Article
• Language: English
• ISSN: 0098-9886; 1097-007X
• DOI: 10.1002/cta.4291

In this paper, a high‐speed, low‐latency, and high‐security hardware‐implemented triple data encryption standard (3DES) cryptographic algorithm is proposed for securing data privacy. In order to achieve a high throughput for the 3DES architecture, the whole circuit is optimized with a 24‐stage pipelined design at first. For breaking the correlation between the processed data and power dissipation of the 3DES circuit against differential power analysis (DPA) attacks, two pseudo‐random number generators (PRNGs) are embedded to randomly alter the number of pipelined stages and data substitution locations within the 3DES circuit, respectively. Under such a circumstance, the proposed 3DES circuit is able to achieve high performance and strong robustness against DPA attacks without causing much overhead. As shown in the results, under the synthesis of SMIC 14‐nm process design kits (PDK), the clock frequency, area, power dissipation, and throughput of the proposed 3DES circuit, respectively, are achieved as 1.2 GHz, 26,435 m 2 , 21.05 mW, and 64 Gbps. Furthermore, when DPA attacks are executed on the proposed 3DES circuit, the corresponding secret key cannot be revealed even if 2 million plaintexts are enabled. In contrast, only 40,000 plaintexts are adequate to disclose the secret key of a regular pipelined 3DES circuit.