Operation-saving VLSI architectures for 3D geometrical transformations

• Published in: IEEE transactions on computers 2001-06, Vol.50 (6), p.609-622
• Main Authors: Karagianni, K., Paliouras, V., Diamantakos, G., Stouraitis, T.
• Format: Article
• Language: English
• Subjects: Application software; Circuits; Computer architecture; Computer graphics; Costs; Digital signal processing; Floating point arithmetic; Hardware; Mathematical analysis; Matrices; Matrix methods; Multiplication; Signal design; Signal representations; Studies; Three dimensional; Transformations; Very large scale integration
• ISSN: 0018-9340; 1557-9956
• DOI: 10.1109/12.931896

Two VLSI architectures for the computationally efficient implementation of the elementary 3D geometrical transformations are introduced. The first one is based on a single floating-point multiply/add unit, while the other one comprises a four processing-element vector unit. By exploiting the structure of the elementary transformation matrices, some of the elements of which are ones and zeros, the proposed architectures avoid full-matrix multiplication for the matrix multiplications involved in the calculation of the transformation matrix by treating them as updates of specific elements, the new values of which are obtained by scalar operations in the case of the single-processor architecture or by simple vector operations in the case of the processor array. Thus, the floating-point operation count and the number of memory accesses required by a transformation are reduced and, therefore, the performance of the circuit which computes the transformation matrix, in terms of execution time, is improved at minimal hardware cost. Furthermore, a circuit is proposed which, for each sequence of transformations, selects the most appropriate direction for computing the product of the matrices in the corresponding stack of transformation matrices in order to further reduce the number of floating-point operations compared to the case where the direction of the computation of the successive matrix products is predetermined. The proposed single-processor architecture is suitable for low-cost applications, while the parallel execution scheme implemented by the introduced parallel processor may be implemented by any four-PE processor with small overhead.