Comments on "Analog layout using ALAS!" [and reply]

For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "match...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 1996-09, Vol.31 (9), p.1364-1365
Main Authors: Pease, R.A., Bruce, J.D., Li, H.W., Baker, R.J.
Format: Article
Language:English
Subjects:
Capacitance
Capacitors
Computational geometry
Conductivity
Global warming
Integrated circuit interconnections
Resistors
Solid state circuits
Temperature
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "matched devices". However, the commenters point out that not one has a common centroid. This leads to the conclusion that the computer program ALAS! seems to have a remarkable consistency in making layouts where the centroids are never in common. In reply, the authors thanks R.A. Pease for his comments on their paper and respond to his concerns, especially clarifying the issues regarding common-centroid versus interdigitated layout.
ISSN:0018-9200
1558-173X
DOI:10.1109/4.535427