Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip

Due to power consumption and speed limitations, the development of CMOS-based large-scale integrated circuits has stagnated in the post-Moore era. While superconducting digital integrated circuit is a promising solution due to its low power consumption and latency. However, the lack of large-scale c...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on applied superconductivity 2024-12, Vol.34 (9), p.1-7
Main Authors: Yuan, Chenbo, Qu, Peiyao, Li, Lingyun, Liu, Huanli, Liang, Tianhang, Jiang, ZheLong, Chen, Gang, Tang, Guangming
Format: Article
Language:English
Subjects:
Alignment
Circuit reliability
Circuits
Clocks
CMOS
Communication
Communication architecture
Computer architecture
Cryogenic storage
Data communication
Hardware
High speed
Integrated circuits
Josephson junctions
keyword matching
Microprocessors
Network latency
Pattern matching
Power consumption
Power management
Program processors
Storage units
superconducting digital circuits
Superconducting integrated circuits
Superconductivity
Transceivers
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Due to power consumption and speed limitations, the development of CMOS-based large-scale integrated circuits has stagnated in the post-Moore era. While superconducting digital integrated circuit is a promising solution due to its low power consumption and latency. However, the lack of large-scale cryogenic storage units prevents most superconducting chips from being deployed in practical applications. To fully utilize the advantages of superconducting chips and successfully apply them in processing large datasets, we propose a novel heterogeneous processor based on CMOS-based circuits and superconducting chips for processing pattern-matching tasks. In our proposed architecture, a novel communication architecture that enables high-speed, reliable communication between 12 GHz superconducting chips and CMOS circuits is proposed. The hardware overhead for high-speed communication in superconducting chips can be minimized by this approach. In addition, the data communication rate of a single channel can reach 12 Gbps. Simultaneously, we present a 12 GHz, large-scale superconducting chip with 6286 Josephson Junctions that can perform 16-bit pattern matching using the SIMIT-Nb03 process. We have successfully applied our proposed heterogeneous processor to the gene sequence alignment. The processor that uses only one superconducting chip has a throughput of 1.5 Gbp/s (billion base pairs per second), whereas a processor with two superconducting chips has 3 Gbp/s.
ISSN:1051-8223
1558-2515
DOI:10.1109/TASC.2024.3461236