Analytical Calculation of the Maximum Error for a Family of Truncated Multipliers Providing Minimum Mean Square Error

• Published in: IEEE transactions on computers 2011-09, Vol.60 (9), p.1366-1371
• Main Authors: Garofalo, V., Petra, N., Napoli, E.
• Format: Article
• Language: English
• Subjects: Accuracy; Computer simulation; digital arithmetic; Error analysis; error compensation; Errors; Exact solutions; Finite wordlength effects; Hardware; Integrated circuits; Least squares approximation; Mathematical analysis; maximum error; Mean square error methods; Multiplication; Multipliers; Permissible error; Silicon carbide; Studies; truncated multipliers
• ISSN: 0018-9340; 1557-9956
• DOI: 10.1109/TC.2010.236

A truncated multiplier is a multiplier with two n bit operands that produces a n bit result. Truncated multipliers discard some of the partial products of a complete multiplier to trade off accuracy with hardware cost. Compared with a conventional multiplier, a truncated multiplier introduces an error on the output whose magnitude depends on the input bits. The maximum value of the error is hardly computable, since it isn't possible to test every possible input and nonexhaustive simulations are very unlikely to provide the actual maximum absolute error value. It is therefore extremely useful to develop methods that provide the maximum error for a truncated multiplier. This paper presents a closed form analytical calculation, for every bit width, of the maximum error for a previously proposed family of truncated multipliers. The considered family of truncated multipliers is particularly important since it is proved to be the design that gives the lowest mean square error for a given number of discarder partial products. With the contribution of this paper, the considered family of truncated multipliers is the only architecture that can be designed, for every bit width, using an analytical approach that allows the a priori knowledge of the maximum error.