Space Vector Modulation of Dual-Inverter System Focusing on Improvement of Multilevel Voltage Waveforms

A space vector modulation (SVM) technique of a dual-inverter system for an open-end winding motor drive is described in this paper, where one inverter has a battery power source and the other has an only capacitor across the dc bus. The SVM must be achieved to operate the motor with field-oriented c...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on industrial electronics (1982) 2019-12, Vol.66 (12), p.9139-9148
Main Authors: Oto, Yoshiaki, Noguchi, Toshihiko, Sasaya, Takanari, Yamada, Takahiro, Kazaoka, Ryoya
Format: Article
Language:English
Subjects:
Batteries
Capacitor voltage control
Capacitors
Circuits
Data buses
dead time
dual-inverter system
Error reduction
Harmonic distortion
Inverters
Modularity
open-end winding motor
Permanent magnet motors
Power factor
Space vector modulation
space vector modulation (SVM)
Support vector machines
Switches
Switching
Voltage control
Voltage pulses
Waveforms
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A space vector modulation (SVM) technique of a dual-inverter system for an open-end winding motor drive is described in this paper, where one inverter has a battery power source and the other has an only capacitor across the dc bus. The SVM must be achieved to operate the motor with field-oriented control and simultaneously to control the capacitor voltage at a constant value by using redundant switching states of the dual-inverter system. The control of the capacitor voltage is carried out by selecting a charging or a discharging mode in each redundant switching state, taking the instantaneous motor power factor into account. In addition, it is also required to reduce the error voltage pulses, which are generated in output multilevel voltage waveforms during the dead time. The compensation method of the existing dead-time scheme and the improved SVM sequence to reduce the error voltage vectors are proposed in this paper. The proposed methods are examined through several experimental tests and are confirmed to generate superior output voltage waveforms from the viewpoint of the measured total harmonic distortion and dv / dt .
ISSN:0278-0046
1557-9948
DOI:10.1109/TIE.2018.2885721