Loading…
HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms
Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which poses a significant challen...
Saved in:
Published in: | IEEE access 2024-01, Vol.12, p.71131-71144 |
---|---|
Main Authors: | , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | cdi_FETCH-LOGICAL-c384t-6b1f990de0db5511966d300cb99ccb56daa99bd93000b3f6c9724a8e94b8e5953 |
container_end_page | 71144 |
container_issue | |
container_start_page | 71131 |
container_title | IEEE access |
container_volume | 12 |
creator | Sousa, Joao Martins, Jose Gomes, Tiago Pinto, Sandro |
description | Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which poses a significant challenge in offering hardware virtualization capabilities in existing RISC-V silicon. This paper introduces HSP-V, a ready-to-run low-level software stack to provide static partitioning on RISC-V COTS platforms lacking hardware virtualization support. HSP-V leverages the Domain feature of the RISC-V Open Source Supervisor Binary Interface (OpenSBI) reference implementation to define partitions protected by the Physical Memory Protection (PMP) unit. Additionally, it provides other capabilities such as interrupt partitioning, direct interrupt injection, cache partitioning, and platform-level isolation for DMA-capable devices. The conducted evaluation assesses the impact of HSP-V on different empirical metrics, including domain boot time, interrupt latency, code size, and execution performance using micro and application benchmarks (LMBench and MiBench, respectively). HSP-V achieves highly deterministic interrupt latency with an average execution time of 457 ns (with a standard deviation of only 22 ns), with essentially zero traps in the Domain execution. In scenarios with cache interference, the HSP-V keeps the performance overhead as low as 0.39% for the best case scenario. Finally, all work described in this article is publicly available and open-sourced for the community to further evolve, port, and evaluate HSP-V in other hardware platforms. |
doi_str_mv | 10.1109/ACCESS.2024.3399601 |
format | article |
fullrecord | <record><control><sourceid>proquest_doaj_</sourceid><recordid>TN_cdi_doaj_primary_oai_doaj_org_article_655dff1c8ea74daaab4ba20e6fc44636</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10528286</ieee_id><doaj_id>oai_doaj_org_article_655dff1c8ea74daaab4ba20e6fc44636</doaj_id><sourcerecordid>3059517005</sourcerecordid><originalsourceid>FETCH-LOGICAL-c384t-6b1f990de0db5511966d300cb99ccb56daa99bd93000b3f6c9724a8e94b8e5953</originalsourceid><addsrcrecordid>eNpNkF9rwjAUxcvYYLL5CbaHwp7r8r_N3qRzUxCU1fkakjSVipouqQO__VIrw_uSy-He37k5UfQEwQhCwF_HeT4pihECiIww5pwBeBMNEGQ8wRSz26v-Php6vwWhsiDRdBC9T4tlsn6Lp6fGuN_aW5fMjfdx0cq21vFSurZua3uoD5u4si7-mhV5so7zxaqIlzvZBm3vH6O7Su68GV7eh-j7Y7LKp8l88TnLx_NE44y0CVOw4hyUBpSKUgg5YyUGQCvOtVaUlVJyrkoeNKBwxTRPEZGZ4URlhnKKH6JZzy2t3IrG1XvpTsLKWpwF6zaiu1fvjGCUllUFdWZkSgJYKqIkAoZVmhCGWWC99KzG2Z-j8a3Y2qM7hPMFBsEMpgB0jrif0s5670z17wqB6NIXffqiS19c0g9bcb_ltJSNcCYE20ovYIaQ4JCcv_Lcj9TGmCsoRRnKGP4DHYOJHQ</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>3059517005</pqid></control><display><type>article</type><title>HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms</title><source>IEEE Xplore Open Access Journals</source><creator>Sousa, Joao ; Martins, Jose ; Gomes, Tiago ; Pinto, Sandro</creator><creatorcontrib>Sousa, Joao ; Martins, Jose ; Gomes, Tiago ; Pinto, Sandro</creatorcontrib><description>Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which poses a significant challenge in offering hardware virtualization capabilities in existing RISC-V silicon. This paper introduces HSP-V, a ready-to-run low-level software stack to provide static partitioning on RISC-V COTS platforms lacking hardware virtualization support. HSP-V leverages the Domain feature of the RISC-V Open Source Supervisor Binary Interface (OpenSBI) reference implementation to define partitions protected by the Physical Memory Protection (PMP) unit. Additionally, it provides other capabilities such as interrupt partitioning, direct interrupt injection, cache partitioning, and platform-level isolation for DMA-capable devices. The conducted evaluation assesses the impact of HSP-V on different empirical metrics, including domain boot time, interrupt latency, code size, and execution performance using micro and application benchmarks (LMBench and MiBench, respectively). HSP-V achieves highly deterministic interrupt latency with an average execution time of 457 ns (with a standard deviation of only 22 ns), with essentially zero traps in the Domain execution. In scenarios with cache interference, the HSP-V keeps the performance overhead as low as 0.39% for the best case scenario. Finally, all work described in this article is publicly available and open-sourced for the community to further evolve, port, and evaluate HSP-V in other hardware platforms.</description><identifier>ISSN: 2169-3536</identifier><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2024.3399601</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Eletrónica e Informática ; Engenharia e Tecnologia ; Engenharia Eletrotécnica ; Field programmable gate arrays ; Hardware ; Indústria ; inovação e infraestruturas ; Interference ; Mixed-criticality systems ; OpenSBI ; Partitioning ; Platforms ; Protection ; Reduced instruction set computing ; RISC ; RISC-V ; Software ; static-partitioning ; Virtual machine monitors ; Virtualization</subject><ispartof>IEEE access, 2024-01, Vol.12, p.71131-71144</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c384t-6b1f990de0db5511966d300cb99ccb56daa99bd93000b3f6c9724a8e94b8e5953</cites><orcidid>0000-0002-4071-9015 ; 0000-0002-3534-9953 ; 0000-0003-4580-7484</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10528286$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,27633,27924,27925,54933</link.rule.ids></links><search><creatorcontrib>Sousa, Joao</creatorcontrib><creatorcontrib>Martins, Jose</creatorcontrib><creatorcontrib>Gomes, Tiago</creatorcontrib><creatorcontrib>Pinto, Sandro</creatorcontrib><title>HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms</title><title>IEEE access</title><addtitle>Access</addtitle><description>Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which poses a significant challenge in offering hardware virtualization capabilities in existing RISC-V silicon. This paper introduces HSP-V, a ready-to-run low-level software stack to provide static partitioning on RISC-V COTS platforms lacking hardware virtualization support. HSP-V leverages the Domain feature of the RISC-V Open Source Supervisor Binary Interface (OpenSBI) reference implementation to define partitions protected by the Physical Memory Protection (PMP) unit. Additionally, it provides other capabilities such as interrupt partitioning, direct interrupt injection, cache partitioning, and platform-level isolation for DMA-capable devices. The conducted evaluation assesses the impact of HSP-V on different empirical metrics, including domain boot time, interrupt latency, code size, and execution performance using micro and application benchmarks (LMBench and MiBench, respectively). HSP-V achieves highly deterministic interrupt latency with an average execution time of 457 ns (with a standard deviation of only 22 ns), with essentially zero traps in the Domain execution. In scenarios with cache interference, the HSP-V keeps the performance overhead as low as 0.39% for the best case scenario. Finally, all work described in this article is publicly available and open-sourced for the community to further evolve, port, and evaluate HSP-V in other hardware platforms.</description><subject>Eletrónica e Informática</subject><subject>Engenharia e Tecnologia</subject><subject>Engenharia Eletrotécnica</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Indústria</subject><subject>inovação e infraestruturas</subject><subject>Interference</subject><subject>Mixed-criticality systems</subject><subject>OpenSBI</subject><subject>Partitioning</subject><subject>Platforms</subject><subject>Protection</subject><subject>Reduced instruction set computing</subject><subject>RISC</subject><subject>RISC-V</subject><subject>Software</subject><subject>static-partitioning</subject><subject>Virtual machine monitors</subject><subject>Virtualization</subject><issn>2169-3536</issn><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>DOA</sourceid><recordid>eNpNkF9rwjAUxcvYYLL5CbaHwp7r8r_N3qRzUxCU1fkakjSVipouqQO__VIrw_uSy-He37k5UfQEwQhCwF_HeT4pihECiIww5pwBeBMNEGQ8wRSz26v-Php6vwWhsiDRdBC9T4tlsn6Lp6fGuN_aW5fMjfdx0cq21vFSurZua3uoD5u4si7-mhV5so7zxaqIlzvZBm3vH6O7Su68GV7eh-j7Y7LKp8l88TnLx_NE44y0CVOw4hyUBpSKUgg5YyUGQCvOtVaUlVJyrkoeNKBwxTRPEZGZ4URlhnKKH6JZzy2t3IrG1XvpTsLKWpwF6zaiu1fvjGCUllUFdWZkSgJYKqIkAoZVmhCGWWC99KzG2Z-j8a3Y2qM7hPMFBsEMpgB0jrif0s5670z17wqB6NIXffqiS19c0g9bcb_ltJSNcCYE20ovYIaQ4JCcv_Lcj9TGmCsoRRnKGP4DHYOJHQ</recordid><startdate>20240101</startdate><enddate>20240101</enddate><creator>Sousa, Joao</creator><creator>Martins, Jose</creator><creator>Gomes, Tiago</creator><creator>Pinto, Sandro</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers (IEEE)</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>RCLKO</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0002-4071-9015</orcidid><orcidid>https://orcid.org/0000-0002-3534-9953</orcidid><orcidid>https://orcid.org/0000-0003-4580-7484</orcidid></search><sort><creationdate>20240101</creationdate><title>HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms</title><author>Sousa, Joao ; Martins, Jose ; Gomes, Tiago ; Pinto, Sandro</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c384t-6b1f990de0db5511966d300cb99ccb56daa99bd93000b3f6c9724a8e94b8e5953</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Eletrónica e Informática</topic><topic>Engenharia e Tecnologia</topic><topic>Engenharia Eletrotécnica</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Indústria</topic><topic>inovação e infraestruturas</topic><topic>Interference</topic><topic>Mixed-criticality systems</topic><topic>OpenSBI</topic><topic>Partitioning</topic><topic>Platforms</topic><topic>Protection</topic><topic>Reduced instruction set computing</topic><topic>RISC</topic><topic>RISC-V</topic><topic>Software</topic><topic>static-partitioning</topic><topic>Virtual machine monitors</topic><topic>Virtualization</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Sousa, Joao</creatorcontrib><creatorcontrib>Martins, Jose</creatorcontrib><creatorcontrib>Gomes, Tiago</creatorcontrib><creatorcontrib>Pinto, Sandro</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005–Present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE/IET Electronic Library</collection><collection>RCAAP open access repository</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>DOAJ Directory of Open Access Journals</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sousa, Joao</au><au>Martins, Jose</au><au>Gomes, Tiago</au><au>Pinto, Sandro</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2024-01-01</date><risdate>2024</risdate><volume>12</volume><spage>71131</spage><epage>71144</epage><pages>71131-71144</pages><issn>2169-3536</issn><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which poses a significant challenge in offering hardware virtualization capabilities in existing RISC-V silicon. This paper introduces HSP-V, a ready-to-run low-level software stack to provide static partitioning on RISC-V COTS platforms lacking hardware virtualization support. HSP-V leverages the Domain feature of the RISC-V Open Source Supervisor Binary Interface (OpenSBI) reference implementation to define partitions protected by the Physical Memory Protection (PMP) unit. Additionally, it provides other capabilities such as interrupt partitioning, direct interrupt injection, cache partitioning, and platform-level isolation for DMA-capable devices. The conducted evaluation assesses the impact of HSP-V on different empirical metrics, including domain boot time, interrupt latency, code size, and execution performance using micro and application benchmarks (LMBench and MiBench, respectively). HSP-V achieves highly deterministic interrupt latency with an average execution time of 457 ns (with a standard deviation of only 22 ns), with essentially zero traps in the Domain execution. In scenarios with cache interference, the HSP-V keeps the performance overhead as low as 0.39% for the best case scenario. Finally, all work described in this article is publicly available and open-sourced for the community to further evolve, port, and evaluate HSP-V in other hardware platforms.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/ACCESS.2024.3399601</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0002-4071-9015</orcidid><orcidid>https://orcid.org/0000-0002-3534-9953</orcidid><orcidid>https://orcid.org/0000-0003-4580-7484</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 2169-3536 |
ispartof | IEEE access, 2024-01, Vol.12, p.71131-71144 |
issn | 2169-3536 2169-3536 |
language | eng |
recordid | cdi_doaj_primary_oai_doaj_org_article_655dff1c8ea74daaab4ba20e6fc44636 |
source | IEEE Xplore Open Access Journals |
subjects | Eletrónica e Informática Engenharia e Tecnologia Engenharia Eletrotécnica Field programmable gate arrays Hardware Indústria inovação e infraestruturas Interference Mixed-criticality systems OpenSBI Partitioning Platforms Protection Reduced instruction set computing RISC RISC-V Software static-partitioning Virtual machine monitors Virtualization |
title | HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T12%3A13%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_doaj_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=HSP-V:%20Hypervisor-Less%20Static%20Partitioning%20for%20RISC-V%20COTS%20Platforms&rft.jtitle=IEEE%20access&rft.au=Sousa,%20Joao&rft.date=2024-01-01&rft.volume=12&rft.spage=71131&rft.epage=71144&rft.pages=71131-71144&rft.issn=2169-3536&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2024.3399601&rft_dat=%3Cproquest_doaj_%3E3059517005%3C/proquest_doaj_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c384t-6b1f990de0db5511966d300cb99ccb56daa99bd93000b3f6c9724a8e94b8e5953%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=3059517005&rft_id=info:pmid/&rft_ieee_id=10528286&rfr_iscdi=true |