An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

This paper presents an FPGA tech-mapping algorithm dedicated to security applications. The objective is to implement—on a full-custom asynchronous FPGA—secured functions that need to be robust against side-channel attacks (SCAs). The paper briefly describes the architecture of this FPGA that has bee...

Full description

Saved in:
Bibliographic Details
Published in:International journal of reconfigurable computing 2013-01, Vol.2013 (2013), p.1-12
Main Authors: Beyrouthy, Taha, Fesquet, Laurent
Format: Article
Language:English
Subjects:
Algorithms
Architecture
CMOS
Computer information security
Engineering Sciences
Field programmable gate arrays
Flexibility
Logic
Micro and nanotechnologies
Microelectronics
Security
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents an FPGA tech-mapping algorithm dedicated to security applications. The objective is to implement—on a full-custom asynchronous FPGA—secured functions that need to be robust against side-channel attacks (SCAs). The paper briefly describes the architecture of this FPGA that has been designed and prototyped in CMOS 65 nm to target various styles of asynchronous logic including 2-phase and 4-phase communication protocols and 1-of-n data encoding. This programmable architecture is designed to be electrically balanced in order to fit the security requirements. It allows fair comparisons between different styles of asynchronous implementations. In order to illustrate the FPGA flexibility and security, a case study has been implemented in 2-phase and 4-phase Quasi-Delay-Insensitive (QDI) logic.
ISSN:1687-7195
1687-7209
DOI:10.1155/2013/517947