Hardware Security Analysis of Arbiters: Trojan Modeling and Formal Verification

Due to the scale of modern systems, pre-silicon security has become a major concern for design and verification engineers. In this paper, we propose a formal verification framework for the verification of different arbiter circuits with different protocols and sizes using SystemVerilog Assertions (S...

Full description

Saved in:
Bibliographic Details
Main Authors: Ibrahim, Hala, Azmi, Haytham, El-Kharashi, M. Watheq, Safar, Mona
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!