SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs

Various verification methods have been proposed for bug detection in central processing unit (CPU) designs, yet their effectiveness remains insufficient. We have observed that such CPU bugs often occur in exceptional handling, such as pipeline stalls and flushes. We found that corner cases in such e...

Full description

Saved in:
Bibliographic Details
Main Authors: Sugiyama, Yuichi, Matsuo, Reoma, Shioya, Ryota
Format: Conference Proceeding
Language:English
Subjects:
Annotations
Computer bugs
CPU verification
Design automation
Design methodology
Directed fuzzing
Fuzzing
Hardware
Pipelines
RISC-V
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Various verification methods have been proposed for bug detection in central processing unit (CPU) designs, yet their effectiveness remains insufficient. We have observed that such CPU bugs often occur in exceptional handling, such as pipeline stalls and flushes. We found that corner cases in such exceptional handling can be effectively verified through situations we term a 'surge'. A surge refers to a situation where events leading to exceptional handling occur frequently over a short period of time. For instance, a surge caused by frequent queue insertions can eventually fill the capacity, triggering exceptional handling such as a pipeline stall. We propose a novel fuzzing method for CPU designs, named SurgeFuzz, that intentionally generates surges. SurgeFuzz mutates input instruction sequences based on annotations to increase the occurrence of surges. This results in a higher density of event occurrences, thereby enabling efficient verification of corner cases in exceptional handling. We evaluated SurgeFuzz on a large processor design and found several unknown hardware bugs that are difficult to find with existing methods.
ISSN:1558-2434
DOI:10.1109/ICCAD57390.2023.10323819