Design and Analysis of a New Three-Stage Feedback Amplifier Utilizing Signal Flow Graph Domain Inspection Approach

In this article, the design strategy with the analysis in the graph domain and changing the signal flow graph (SFG) of an amplifier are employed according to the graph rules at the system level. A three-stage amplifier, which expands the dual-path structure and buffering-based pole relocation amplif...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2024-10, Vol.32 (10), p.1792-1800
Main Authors: Ghashghai, M., Ghaznavi-Ghoushchi, M. B.
Format: Article
Language:English
Subjects:
Capacitive load
Capacitors
Design analysis
Feedback amplifiers
Frequency stability
Gain
graph domain inspection
graph rules
Impedance
Inspection
Mathematical models
multistage amplifiers
phase margin (PM)
Poles and zeros
Relocation
signal flow graph (SFG)
Signal flow graphs
Slew rate
stability
Transistors
Unity
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this article, the design strategy with the analysis in the graph domain and changing the signal flow graph (SFG) of an amplifier are employed according to the graph rules at the system level. A three-stage amplifier, which expands the dual-path structure and buffering-based pole relocation amplifier through the graph domain inspection by using the graph rules, is proposed. By adding order of denominator in main fraction of the equivalent impedance of active zero block, the proposed amplifier can effectively increase the driving ability while enhancing the amplifier's stability for a large range of capacitive load. The second pole is located at a higher frequency to increase the phase margin (PM). Circuit implementation of the proposed amplifier is simulated in 0.18- \mu CMOS standard technology with 0.004-mm2 active area and 8.8- \mu power consumption. Post-layout simulation results show 130 dB in dc gain, with a 670-kHz unity-gain frequency, while the amplifier uses a 400-fF compensation capacitor. The amplifier has obtained a PM of 60.4° at C _{\text {L}} =3.7 nF. An average slew rate (SR) of 0.38 v/ \mu s was measured when the proposed amplifier was in unity-gain configuration to drive a 3.7-nF load capacitor. FoMS and FoML in the proposed amplifier are improved by 116% and 107%, respectively.
ISSN:1063-8210
1557-9999
DOI:10.1109/TVLSI.2024.3426516