Trace-driven rapid pipeline architecture evaluation scheme for ASIP design

This paper proposes a rapid evaluation scheme of pipeline architectures using phase-accurate simulation with only delay model and trace. With latency information for every stage, we can decide if an instruction in one stage can proceed to the next stage or if an instruction can be issued for each cy...

Full description

Saved in:
Bibliographic Details
Main Authors: Jun Kyoung Kim, Tag Gon Kim
Format: Conference Proceeding
Language:English
Subjects:
Acceleration
Application specific processors
Delay
Embedded system
Emulation
Hardware
Modeling
Pipelines
Registers
Time to market
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 134
container_issue
container_start_page 129
container_title
container_volume
creator Jun Kyoung Kim
Tag Gon Kim
description This paper proposes a rapid evaluation scheme of pipeline architectures using phase-accurate simulation with only delay model and trace. With latency information for every stage, we can decide if an instruction in one stage can proceed to the next stage or if an instruction can be issued for each cycle without evaluating the value for registers. Branch target becomes available with trace generated by fast instruction set simulation. Fast verification time becomes possible because instruction set simulation is performed only once.
doi_str_mv 10.1109/ASPDAC.2003.1195005
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1195005</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1195005</ieee_id><sourcerecordid>1195005</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1335-443ecbb575c1b9b9df306893572878c18b7b8de59206fa9218278f8a7a422cf63</originalsourceid><addsrcrecordid>eNotj81qAjEURgOl0Nb6BG7yAmNvcieTZDnYP4tQQbuWJHNTU8ZxyIxC375C_TYHzuLAx9hMwFwIsE_1Zv1cL-YSAC_CKgB1wx5AG0BdKavu2HQYfuAytKVQeM8-ttkFKpqcztTx7PrU8D711KaOuMthn0YK4ykTp7NrT25Mx44PYU8H4vGYeb1ZrnlDQ_ruHtltdO1A0ysn7Ov1Zbt4L1afb8tFvSqSQFRFWSIF75VWQXjrbRMRKmNRaWm0CcJ47U1DykqoorNSGKlNNE67UsoQK5yw2X83EdGuz-ng8u_uehf_AJ3XSwE</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Trace-driven rapid pipeline architecture evaluation scheme for ASIP design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jun Kyoung Kim ; Tag Gon Kim</creator><creatorcontrib>Jun Kyoung Kim ; Tag Gon Kim</creatorcontrib><description>This paper proposes a rapid evaluation scheme of pipeline architectures using phase-accurate simulation with only delay model and trace. With latency information for every stage, we can decide if an instruction in one stage can proceed to the next stage or if an instruction can be issued for each cycle without evaluating the value for registers. Branch target becomes available with trace generated by fast instruction set simulation. Fast verification time becomes possible because instruction set simulation is performed only once.</description><identifier>ISBN: 0780376595</identifier><identifier>ISBN: 9780780376595</identifier><identifier>DOI: 10.1109/ASPDAC.2003.1195005</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Application specific processors ; Delay ; Embedded system ; Emulation ; Hardware ; Modeling ; Pipelines ; Registers ; Time to market</subject><ispartof>Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003, 2003, p.129-134</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1195005$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1195005$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jun Kyoung Kim</creatorcontrib><creatorcontrib>Tag Gon Kim</creatorcontrib><title>Trace-driven rapid pipeline architecture evaluation scheme for ASIP design</title><title>Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003</title><addtitle>ASPDAC</addtitle><description>This paper proposes a rapid evaluation scheme of pipeline architectures using phase-accurate simulation with only delay model and trace. With latency information for every stage, we can decide if an instruction in one stage can proceed to the next stage or if an instruction can be issued for each cycle without evaluating the value for registers. Branch target becomes available with trace generated by fast instruction set simulation. Fast verification time becomes possible because instruction set simulation is performed only once.</description><subject>Acceleration</subject><subject>Application specific processors</subject><subject>Delay</subject><subject>Embedded system</subject><subject>Emulation</subject><subject>Hardware</subject><subject>Modeling</subject><subject>Pipelines</subject><subject>Registers</subject><subject>Time to market</subject><isbn>0780376595</isbn><isbn>9780780376595</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj81qAjEURgOl0Nb6BG7yAmNvcieTZDnYP4tQQbuWJHNTU8ZxyIxC375C_TYHzuLAx9hMwFwIsE_1Zv1cL-YSAC_CKgB1wx5AG0BdKavu2HQYfuAytKVQeM8-ttkFKpqcztTx7PrU8D711KaOuMthn0YK4ykTp7NrT25Mx44PYU8H4vGYeb1ZrnlDQ_ruHtltdO1A0ysn7Ov1Zbt4L1afb8tFvSqSQFRFWSIF75VWQXjrbRMRKmNRaWm0CcJ47U1DykqoorNSGKlNNE67UsoQK5yw2X83EdGuz-ng8u_uehf_AJ3XSwE</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Jun Kyoung Kim</creator><creator>Tag Gon Kim</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>Trace-driven rapid pipeline architecture evaluation scheme for ASIP design</title><author>Jun Kyoung Kim ; Tag Gon Kim</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1335-443ecbb575c1b9b9df306893572878c18b7b8de59206fa9218278f8a7a422cf63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Acceleration</topic><topic>Application specific processors</topic><topic>Delay</topic><topic>Embedded system</topic><topic>Emulation</topic><topic>Hardware</topic><topic>Modeling</topic><topic>Pipelines</topic><topic>Registers</topic><topic>Time to market</topic><toplevel>online_resources</toplevel><creatorcontrib>Jun Kyoung Kim</creatorcontrib><creatorcontrib>Tag Gon Kim</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Explore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jun Kyoung Kim</au><au>Tag Gon Kim</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Trace-driven rapid pipeline architecture evaluation scheme for ASIP design</atitle><btitle>Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003</btitle><stitle>ASPDAC</stitle><date>2003</date><risdate>2003</risdate><spage>129</spage><epage>134</epage><pages>129-134</pages><isbn>0780376595</isbn><isbn>9780780376595</isbn><abstract>This paper proposes a rapid evaluation scheme of pipeline architectures using phase-accurate simulation with only delay model and trace. With latency information for every stage, we can decide if an instruction in one stage can proceed to the next stage or if an instruction can be issued for each cycle without evaluating the value for registers. Branch target becomes available with trace generated by fast instruction set simulation. Fast verification time becomes possible because instruction set simulation is performed only once.</abstract><pub>IEEE</pub><doi>10.1109/ASPDAC.2003.1195005</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0780376595
ispartof Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003, 2003, p.129-134
issn
language eng
recordid cdi_ieee_primary_1195005
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Acceleration
Application specific processors
Delay
Embedded system
Emulation
Hardware
Modeling
Pipelines
Registers
Time to market
title Trace-driven rapid pipeline architecture evaluation scheme for ASIP design
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T10%3A26%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Trace-driven%20rapid%20pipeline%20architecture%20evaluation%20scheme%20for%20ASIP%20design&rft.btitle=Proceedings%20of%20the%20ASP-DAC%20Asia%20and%20South%20Pacific%20Design%20Automation%20Conference,%202003&rft.au=Jun%20Kyoung%20Kim&rft.date=2003&rft.spage=129&rft.epage=134&rft.pages=129-134&rft.isbn=0780376595&rft.isbn_list=9780780376595&rft_id=info:doi/10.1109/ASPDAC.2003.1195005&rft_dat=%3Cieee_6IE%3E1195005%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i1335-443ecbb575c1b9b9df306893572878c18b7b8de59206fa9218278f8a7a422cf63%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1195005&rfr_iscdi=true