Real-time L3 cache simulations using the Programmable Hardware-Assisted Cache Emulator (PHA$E)

As the gap between the CPU and memory speeds increases, there has been an increasingly important need to study the memory-hierarchy designs. Investigations of memory performance have typically been conducted using trace-driven simulation, which could take tremendous resources (e.g. long simulation t...

Full description

Saved in:
Bibliographic Details
Main Authors: Chalainanont, N., Nurvitadhi, E., Morrison, R., Lixin Su, Kingsum Chow, Shih-Lien Lu, Lai, K.
Format: Conference Proceeding
Language:English
Subjects:
Analytical models
Costs
Emulation
Hardware
Real time systems
Runtime
Space exploration
Speech analysis
Speech recognition
Vocabulary
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!