Coupling aware energy-efficient data scrambling on memory-processor interfaces

The improvement in security application has lead to the development of hardware cryptography. These crypto-processors are prone to security attack based on observing their power dissipation profile. One of the ways to combat this problem is to introduce randomness in the data. Bus scrambling is one...

Full description

Saved in:
Bibliographic Details
Main Authors: Sainarayanan, K.S., Ravindra, J.V.R., Raghunandan, C., Srinivas, M.B.
Format: Conference Proceeding
Language:English
Subjects:
Capacitance
CMOS technology
Cryptography
Data security
Energy efficiency
Information security
Information systems
Power dissipation
Power system security
Smart cards
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The improvement in security application has lead to the development of hardware cryptography. These crypto-processors are prone to security attack based on observing their power dissipation profile. One of the ways to combat this problem is to introduce randomness in the data. Bus scrambling is one of the ways to introduce non-determinism. But scrambling the data increases the power dissipation on bus drastically. One of the ways to reduce power is to encode the data off chip on the bus effectively. Existing work in the literature has focused on combining Bus Scrambling and encoding the data considering the dominance of self capacitance. So these methods fail in DSM technology where the coupling capacitance or inter-wire dominates the self capacitance. So this paper focuses on minimizing the power due to scrambling of data in cryptography applications by encoding the data on the bus in DSM technology. The encoder and decoder are designed using Magma Tools with 130 nm CMOS technology.
ISSN:2164-7011
2690-3423
DOI:10.1109/ICIINFS.2007.4579214