Hardware protection and authentication through netlist level obfuscation

Hardware intellectual property (IP) cores have emerged as an integral part of modern system-on-chip (SoC) designs. However, IP vendors are facing major challenges to protect hardware IPs and to prevent revenue loss due to IP piracy. In this paper, we propose a novel design methodology for hardware I...

Full description

Saved in:
Bibliographic Details
Main Authors: Chakraborty, R.S., Bhunia, S.
Format: Conference Proceeding
Language:English
Subjects:
Authentication
Circuit simulation
Delay
Design for security
Design methodology
Hardware
hardware authentication
hardware obfuscation
hardware protection
Intellectual property
IP piracy
Manufacturing
Protection
Security
System-on-a-chip
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Hardware intellectual property (IP) cores have emerged as an integral part of modern system-on-chip (SoC) designs. However, IP vendors are facing major challenges to protect hardware IPs and to prevent revenue loss due to IP piracy. In this paper, we propose a novel design methodology for hardware IP protection and authentication using netlist level authentication. The proposed methodology can be integrated in the SoC design and manufacturing flow to provide hardware protection to the IP vendors, the chip designer, and the system designer. Simulation results on ISCAS-89 benchmark circuits show that we can achieve high levels of security through a well-formulated obfuscation scheme at less than 10% area overhead under delay constraint.
ISSN:1092-3152
1558-2434
DOI:10.1109/ICCAD.2008.4681649