In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem

• Main Authors: Woo-Cheol Kwon, Sungjoo Yoo, Junhyung Um, Seh-Woong Jeong
• Format: Conference Proceeding
• Language: English
• Subjects: Access protocols; Bandwidth; Codecs; Concurrent computing; Identity management systems; Intrusion detection; Large scale integration; Network-on-a-chip; Parallel processing; System-on-a-chip
• ISSN: 1530-1591; 1558-1101
• DOI: 10.1109/DATE.2009.5090821

Data-intensive functions on chip, e.g., codec, 3D graphics, pixel processing, etc. need to make best use of the increased bandwidth of multiple memories enabled by 3D die stacking via accessing multiple memories in parallel. Parallel memory accesses with originally in-order requirements necessitate reorder buffers to avoid deadlock. Reorder buffers are expensive in terms of area and power consumption. In addition, conventional reorder buffers suffer from a problem of low resource utilization. In our work, we present a novel idea, called in-network reorder buffer, to increase the utilization of reorder buffer resource. In our method, we move the reorder buffer resource and related functions from network entry/exit points to network routers. Thus, the in-network reorder buffers can be better utilized in two ways. First, they can be utilized by other packets without in-order requirements while there are no in-order packets. Second, even in-order packets can benefit from in-network reorder buffers by enjoying more shares of reorder buffers than before. Such an increase in reorder buffer utilization enables NoC performance improvement while supporting the original in-order requirements. Experimental results with an industrial strength DTV SoC example show that the presented idea improves the total execution cycle by 16.9%.