Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It

Energy-efficient countermeasures to side-channel attacks are required for Internet of Things hardware. This paper proposes a special hiding technique for the substitution operation in block ciphers, which equalizes the power consumption of a circuit by appropriate feedforward compensation and is cal...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2017-12, Vol.25 (12), p.3355-3368
Main Authors: Li, Xiangyu, Yang, Chaoqun, Ma, Jiangsha, Liu, Yongchang, Yin, Shujuan
Format: Article
Language:English
Subjects:
Application specific integrated circuits
Application-specific integrated circuit (ASIC)
Configurations
Cybersecurity
Encryption
Integrated circuits
Internet of Things (IoT)
Logic gates
low-power electronics
Masking
Power consumption
Power demand
security
Side-channel attacks
side-channel attacks (SCA)
Table lookup
Very large scale integration
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Energy-efficient countermeasures to side-channel attacks are required for Internet of Things hardware. This paper proposes a special hiding technique for the substitution operation in block ciphers, which equalizes the power consumption of a circuit by appropriate feedforward compensation and is called power-aware hiding (PAH). A hybrid application configuration, in which PAH is applied to the S-boxes while the left linear operations are protected with a general masking method, is proposed as well. This solution not only has higher energy efficiency but can also be implemented automatically in a semicustom manner. The Advanced Encryption Standard VLSI adopting this solution was implemented and manufactured in 180-nm technology as a demonstration. The implementation issues regarding the countermeasures are discussed in this paper. Testing shows that the chip has a throughput up to 1.175 Gb/s with 18.1-mW power consumption and its number of measurements to disclosure is 13.4 million.
ISSN:1063-8210
1557-9999
DOI:10.1109/TVLSI.2017.2752212