Loading…

Study on lifetime prediction considering fatigue accumulative effect for die‐attach solder layer in an IGBT module

An accurate lifetime model is needed in power electronic systems as a cost‐effective means of improving reliability and performance assessment, which have long been highly desired to reduce the maintenance cost and to make the product more competitive in the market. Die‐attach solder layer fatigue h...

Full description

Saved in:
Bibliographic Details
Published in:IEEJ transactions on electrical and electronic engineering 2018-04, Vol.13 (4), p.613-621
Main Authors: Lai, Wei, Chen, Minyou, Ran, Li, Xu, Shengyou, Pan, Liang‐ming, Alatise, Olayiwola, Mawby, Philip
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An accurate lifetime model is needed in power electronic systems as a cost‐effective means of improving reliability and performance assessment, which have long been highly desired to reduce the maintenance cost and to make the product more competitive in the market. Die‐attach solder layer fatigue has been identified as one of the root causes of failure of power electronic modules. This paper presents “physics‐of‐failure lifetime model”, which takes fatigue accumulative effect into consideration and can quantify the effect of long‐term small‐temperature cycling to device fatigue life cycle to estimate the lifetime of the power module. First, small ΔTj power cycling tests were designed to obtain the effects of ΔTj on aged and un‐aged modules. They indicated that the traditional lifetime models were not accurate in predicting the lifetime of power modules. Therefore, a new time‐domain crack propagation model based on the cumulative damage in the die‐attach solder layer is proposed, which includes time‐dependent material properties and temperature profiles. Moreover, power cycling experiments and simulations are conducted to demonstrate the method by comparing the number of cycles to failure. © 2018 Institute of Electrical Engineers of Japan. Published by John Wiley & Sons, Inc.
ISSN:1931-4973
1931-4981
DOI:10.1002/tee.22607