Loading…

Design and development of broadband DC-10 GHz packaged RF MEMS switches with on chip CPW-microstrip transitions

This paper presents the design, fabrication and packaging of RF MEMS switches that have CPW-converted-to-microstrip RF interface at the die level. With microstrip input and output ports the packaging of the dies become greatly simplified, doing away with the need for having off-chip matching and RF...

Full description

Saved in:
Bibliographic Details
Published in:Sadhana (Bangalore) 2022-06, Vol.47 (2), Article 65
Main Authors: Singh, Shailendra, Giridhar, M S, Jambhalikar, Ashwini, Pratheek, T K, Akshaya, Gogulapati, Supriya, Sharma, Deepak Kumar, John, Jiju, Dhar, Jolly, Rao, C V N, Jyoti, Rajeev, Bhalke, Sangam
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents the design, fabrication and packaging of RF MEMS switches that have CPW-converted-to-microstrip RF interface at the die level. With microstrip input and output ports the packaging of the dies become greatly simplified, doing away with the need for having off-chip matching and RF transition components inside the package. Two designs are presented, each based on a different philosophy for conversion of the inherent CPW version of the chip to microstrip planar transmission line; i) conversion to microstrip through RF matching, ii) CPW to microstrip on-chip via less transition. Detailed 3D EM simulation based studies were carried out to arrive at the final RF layouts. The switches were fabricated using the silicon on glass architecture and packaged in hermetic RF packages at 1 atm N 2 . Wafer level and post packaging test methods are described. Over the range DC to 10 GHz, the worst case packaged device insertion loss, return loss and isolation are −1.2 dB, −13 dB, −37.5 dB for the first design variant of the switch and are −1.2 dB, −11 dB and −30 dB respectively for the second design variant. The typical pull in voltage is 50 V.
ISSN:0256-2499
0973-7677
DOI:10.1007/s12046-022-01813-6