From Statecharts to Verilog: a formal approach to hardware/software co-specification

Hardware/software co-specification is a critical phase in co-design. Our co-specification process starts with a high level graphical description in Statecharts and ends with an equivalent parallel composition of hardware and software descriptions in Verilog. In this paper, we first investigate the S...

Full description

Saved in:
Bibliographic Details
Published in:Innovations in systems and software engineering 2006-03, Vol.2 (1), p.17-38
Main Authors: Qin, Shengchao, Chin, Wei-Ngan, He, Jifeng, Qiu, Zongyan
Format: Article
Language:English
Subjects:
Co-design
Hardware
Semantics
Software
Specifications
Statecharts
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Hardware/software co-specification is a critical phase in co-design. Our co-specification process starts with a high level graphical description in Statecharts and ends with an equivalent parallel composition of hardware and software descriptions in Verilog. In this paper, we first investigate the Statecharts formalism by providing it a formal syntax and a compositional operational semantics. Based on that, a semantics-preserving linking function is designed to compile specifications written in Statecharts into Verilog. The obtained Verilog specifications are then passed to a partitioning process to generate hardware and software subspecifications, where the correctness is guaranteed by algebraic laws of Verilog.
ISSN:1614-5046
1614-5054
DOI:10.1007/s11334-005-0020-2