Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates

• Published in: Microelectronics and reliability 2014-06, Vol.54 (6-7), p.1412-1420
• Main Authors: Rezaei, Siavash, Miremadi, Seyed Ghassem, Asadi, Hossein, Fazeli, Mahdi
• Format: Article
• Language: English
• Subjects: Applied sciences; Circuit properties; Circuits; Digital circuits; Electric, optical and optoelectronic circuits; Electronic circuits; Electronics; Exact sciences and technology; Gate sizing; Gates (circuits); Logic; Mathematical analysis; Multiple event transient; Radiation hardening; Single event transient; Sizing; Soft errors; Strikes
• ISSN: 0026-2714; 1872-941X
• DOI: 10.1016/j.microrel.2014.03.003

•Input patterns have significant effect on transient pulse generation probability.•Demonstrated impact of transient pulse generation probability on the circuit SER.•Proposed method reduces the SER of digital circuits by 40% with 5% area overhead and no delay overhead.•Proposed an analytical technique to compute transient pulse generation probability. Soft errors caused by particles strike in combinational parts of digital circuits are a major concern in the design of reliable circuits. Several techniques have been presented to protect combinational logic and reduce the overall circuit Soft Error Rate (SER). Such techniques, however, typically come at the cost of significant area and performance overheads. This paper presents a low area and zero-delay overhead method to protect digital circuits’ combinational parts against particles strike. This method is made up of a combination of two sub-methods: (1) a SER estimation method based on signal probability, called Estimation by Characterizing Input Patterns (ECIP) and (2) a protection method based on gate sizing, called Weighted and Timing Aware Gate Sizing (WTAGS). Unlike the previous techniques that either overlook internal nodes signal probability or exploit fault injection, ECIP computes the sensitivity of each gate by analytical calculations of both the probability of transient pulse generation and the probability of transient pulse propagation; these calculations are based on signal probability of the whole circuit nodes which make ECIP much more accurate as well as practical for large circuits. Using the results of ECIP, WTAGS characterizes the most sensitive gates to efficiently allocate the redundancy budget. The simulation results show the SER reduction of about 40% by applying the proposed method to ISCAS’89 benchmark circuits while imposing no delay overhead and 5% area overhead.