Optimizing Power Heterogeneous Functional Units for Dynamic and Static Power Reduction

Power consumption is the major constraint for modern microprocessor designs. In particular, static power consumption becomes a serious problem as the transistor size shrinks via semiconductor technology improvement. This paper proposes a technique that reduces the static power consumed by functional...

Full description

Saved in:
Bibliographic Details
Published in:Electronics (Basel) 2014-12, Vol.3 (4), p.661-674
Main Authors: Sato, Toshinori, Shibata, Yoshimi
Format: Article
Language:English
Subjects:
Dynamic tests
Dynamics
Microprocessors
Optimization
Power consumption
Reduction
Semiconductor devices
Semiconductors
Simulation
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Power consumption is the major constraint for modern microprocessor designs. In particular, static power consumption becomes a serious problem as the transistor size shrinks via semiconductor technology improvement. This paper proposes a technique that reduces the static power consumed by functional units. It exploits the activity rate of functional units and utilizes the power heterogeneous functional units. From detailed simulations, we investigate the conditions in which the proposed technique works effectively for simultaneous dynamic and static power reduction and find that we can reduce the total power by 11.2% if two out of four leaky functional units are replaced by leakless ones in the situation where the static power occupies half of the total power.
ISSN:2079-9292
2079-9292
DOI:10.3390/electronics3040661