Loading…
The instruction of systolic array (ISA) and simulation of parallel algorithms
Systolic arrays have proved to be well suited for Very Large Scale Integrated technology (VLSI) since they: -Consist of a regular network of simple processing cells, -Use local communication between the processing cells only, -Exploit a maximal degree of parallelism. However, systolic arrays have on...
Saved in:
Main Author: | |
---|---|
Format: | Default Thesis |
Published: |
1989
|
Subjects: | |
Online Access: | https://hdl.handle.net/2134/16029 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|