An efficient multiple precision floating-point Multiply-Add Fused unit
Multiply-Add Fused (MAF) units play a key role in the processor's performance for a variety of applications. The objective of this paper is to present a multi-functional, multiple precision floating-point Multiply-Add Fused (MAF) unit. The proposed MAF is reconfigurable and able to execute a qu...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Default Article |
| Published: |
2016
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/2134/20534 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|